Sweden 6 *These authors contributed equally 7 III−V semiconductors have attractive transport properties suitable for low-power, high-speed 8 complementary metal-oxide-semiconductor (CMOS) implementation, but major challenges related to 9 co-integration of III−V n-and p-type metal-oxide-semiconductor field-effect transistors (MOSFETs) on 10 low-cost Si substrates have so far hindered their use for large scale logic circuits. Using a novel 11 approach to grow both InAs and InAs/GaSb vertical nanowires of equal length simultaneously in one 12 single growth step, we here demonstrate n-and p-type, III−V MOSFETs monolithically integrated on a 13
materials integration plays an important role in the continued technology evolution. In future 20 generations, III−V semiconductors are considered candidates to replace Si as channel material in 21
MOSFETs due to their high mobilities and injection velocities that will enable voltage scaling to 22 reduce the power consumption at maintained performance , or a dual channel, e.g. InGaAs/Ge 4, 5 or InAs/GaSb 6 approach, with 25 benefits in simplicity for the single channel and performance for the dual channel approach. 26
Previous efforts to integrate III−V materials on a Si platform have involved either transfer of channel 27 material grown on a separate substrate 4, [6] [7] [8] [9] [10] [11] Nah et al. 8 has been the only successful integration of 31 both n-and p-type III-V materials into CMOS circuits on Si substrates. However, such methods are 32 challenging to implement for large scale manufacturing due to the high cost of the initial wafers and 33 the limited wafer size. In contrast, nanowire growth enables high III−V crystal quality on various 34 substrates e.g. Si, as strain may relax radially 15 The vertical device geometry is attractive, since it allows for aggressive gate length scaling due to the 41 superior electrostatics of the gate-all-around geometry and a small device footprint enabling high 42 density circuits. In addition, Yakimets et al. have predicted power savings of 10-15% for a vertical 43 device layout as compared to a lateral geometry for the 7 nm technology node 20 . In this work we 44 have focused on InAs and GaSb as the channel materials based on their respective high electron and 45 hole mobilities suitable to achieve high performance of both n-and p-type MOSFETs 1 and 46 demonstrate the growth of both materials on Si substrates by metal-organic vapor phase epitaxy 47 (MOVPE) in a single growth step. The growth step reduces the need for complex processing 48 simplifying fabrication saving cost and time. Both n-and p-type MOSFETs exhibit high Ion/Ioff ratios 49 using the same gate stack, which is known to be a critical concern for III−V MOSFETs. 50 51 n-InAs and p-GaSb nanowire segments were sequentially grown from electron beam lithography 52 (EBL) patterned Au-particles of different sizes by the vapour-liquid-solid mechanism as displayed in 53 Figure 1a -c. The substrate is high resistivity p-type Si with a 260 nm highly n-doped InAs layer that 54 enables a low access resistance, straightforward device isolation, and high frequency operation 21 , 55 which are substantial benefits as compared to growth approaches directly on Si 17, 22 . To achieve 56 selective growth of both types of nanowires, we exploit the fact that the chemical potential of 57 material dissolved in an Au particle during growth is increased with decreasing particle size due to 58 the higher surface-to-volume ratio. Eventually, the chemical potential approaches that of the gas 59 phase, reducing the driving force for material transport to the particles what is known as the Gibbs-60
Thompson effect 23 . Since the solubility for Sb in Au is small, the growth rate of GaSb is highly 61 sensitive to the transport of Sb to the particle and thus for sufficiently small diameters, the growth 62 can be completely suppressed. This size selective growth mechanism can be exploited for co-63 integration of InAs and InAs/GaSb nanowire arrays on the same Si substrate using a single growth run 64 (Figure 1d ) by first growing InAs and subsequently GaSb, and by precisely controlling the geometry 65 and growth conditions as discussed in the following. 66
Scanning electron microscopy (SEM) inspection of nanowire arrays with different Au seed particle 67 diameters (dAu) and pitches showed a diameter increase in the top segment of the nanowires for Au 68 particles with dAu > 30 nm (Figure 2a ). Transmission electron microscopy (TEM) with energy 69 dispersive X-ray spectroscopy (XEDS) analysis (Supporting information figure S1 ) revealed that the 70 diameter increase corresponds to the transition from InAs to GaSb. Such diameter increase has 71 previously between attributed to the increased solubility of group III material in the Au particle in the 72 presence of Sb
24
. For dAu  30 nm, no diameter increase could be discerned in SEM (Figure 2a) and 73 TEM analysis of wires from such arrays reveal that either no or only a very short GaSb segment has 74 been grown. To study the dependence of Au diameter and pitch on the resulting nanowire 75 dimensions, the lengths and diameters of the InAs and GaSb segments were determined using the 76 image analysis software NanoDim GaSb segment is completely suppressed due to an insufficient supply of Sb for nucleation. This 84 difference in growth rate between InAs and GaSb can be exploited to precisely control the nanowire 85 length such that the InAs and InAs/GaSb nanowires reach the same final height which simplifies 86 device processing. The possibility to select geometry and growth conditions to achieve similar lengths 87 for the two types of nanowires simplifies the processing and device integration significantly since a 88 common gate level can be used for both InAs and GaSb MOSFETs. 89
90
The length of the InAs segments was found increase with increasing nanowire pitch ( Figure 2e ). This 91 effect can be attributed to the increasing competition for available precursor material collected from 92 the substrate surface between the nanowires for decreasing pitch 12 . In contrast, the GaSb segments 93 displayed no decrease in length down to 300 nm pitch, indicating that there is no competition for 94 material collected from the substrate most likely due to the longer distance to the substrate and a 95 shorter diffusion length of the precursors resulting in a smaller collection area. The diameters of both 96 segments were found to be independent of the Au pitch ( Figure 2d ) demonstrating that the 97 dependence of the InAs segment length on the pitch is not related to the nanowire diameter. 98 99 Transmission electron microscopy (TEM) was used to study InAs and InAs/GaSb nanowires grown 100 from different dAu (Figure 2h ,i). The diffraction patterns from the InAs and the GaSb segments 101 correspond to the wurtzite and zincblende crystal structures, respectively. Both segments are pure 102 without any mixed crystal phases and the InAs segments have a stacking fault density of around 30 103 µm -1 and the GaSb segments have no stacking faults indicating a high crystal quality for both 104 materials. XEDS analysis of the atomic constituents of the InAs segment revealed small amounts of 105
Ga and Sb in a shell around the wire (supporting information figure S1 ). The thickness of this GaSb 106 shell, which is formed during the growth of the GaSb segment, was calculated from the relative Ga 107 content and the cross-section of the nanowire to be 1 nm. 108
Drive current matching between n-and p-type MOSFETs necessary for optimized circuit operation input signal is applied as Vin. The output signal follows the input signal up to 1 kHz (Figure 4c ) but at 168 higher frequencies it is distorted due to charging/discharging of the parasitic capacitances originating 169 from the gate-to-drain and gate-to-source electrode overlaps. To increase the operating frequency, 170 the gate and drain electrodes can be patterned using EBL, which has been shown to reduce parasitics 171 is low only for VinA = VinB = 1 V as expected. To improve the logic switching performance further, the 179 drive currents of both types of MOSFETs should be increased by using larger nanowire arrays. 180
In conclusion, we have demonstrated a novel method enabling the monolithic co-integration of InAs 181
and GaSb nanowires on Si substrates in one growth step. The lengths of the two materials can be 182 independently controlled by the Au seed particle size and pitch which is crucial for vertical device and 183 circuit fabrication using one gate level. That a single gate stack can be used for the fabrication of InAs 184 n-and GaSb p-MOSFETs with high Ion/Ioff ratios is also benefical for simple device integration. The 185 realization of both inverters and an NAND gates demonstates that the fundamental building blocks 186 necessary for more advanced digital logic circuits can be implemented using III-V channel materials 187 directly grown on Si. 
TEM analysis 206
For crystal structure investigation, a JEOL 3000F TEM operating at 300kV with a point resolution of 207 1.7 Å was used. For high resolution TEM and selective area electron diffraction (SAED), the nanowires 208 were imaged in the <-101>/<11-20> zone axis. In addition, images were recorded using scanning 209 TEM high angle annular dark field (STEM HAADF) for mass and thickness contrast. For chemical 210
analysis, x-ray energy dispersive spectroscopy (XEDS) was used in both TEM and STEM mode. 211
Nanowires were prepared for TEM analysis by mechanically breaking them off the growth substrate 212 and transferred to copper grids covered with a lacey carbon layer. 213
Device processing 214
All post-growth lithography is performed using photolithography. Atomic layer deposition (ALD) of 40 215 cycles of Al2O3 at 250°C (EOT ≈ 1.7 nm) is used for the gate dielectric. The sample, for which the GaSb 216 shell is removed, is oxidized for 10 min in ozone and etched 30 s in HF (1:100) just before ALD. Source 217 mesa isolation is performed by etching the Al2O3 in buffered oxide etch (1:10) for 20 s, and the InAs 218 buffer layer in H3PO4:H2O2:H2O (1:1:25) for 3 min. Photoresist (S1828) baked at 200°C for 1 h is 219 employed as the separating spacers between the source and gate electrodes, as well as between the 220 gate and drain electrodes. Thick resist is initially spin coated to achieve good planarization after 221 which the thickness of the spacers is set by reactive ion etching (RIE) with oxygen. Following the first 222 spacer, a 60 nm tungsten gate metal is sputtered and the gate length is set by a photoresist that is 223 thinned down by RIE, followed by a dry-etch of tungsten in a SF6/Ar plasma. After the second 224 photoresist spacer, a Ti/W/Au top contact is sputtered. The top contact is patterned using 225 photolithography and the three metals are etched using KI, H2O2 and BOE (1:10 
